


Whiskey Lake - U (BGA1528)



SCHEMATIC ANNOTATIONS AND BOARD INFORMATION

Voltage Rails

POWER STATES


Voltage	Description	Control Signal	SLP_S5#	SLP_S4#	SLP_S3#
PWR_SRC	AC ADAPTER OR BATTERY IN		H	H	H
+5VALW	5.0V always on power rail	PWR_SRC	L	L	L
+3VALW	3.3V always on power rail	PWR_SRC	L	L	L
+5VSUS	5.0V power rail	SUS_ON	L	L	L
+3VSUS	3.3V power rail	SUS_ON	L	L	L
+1_8VSUS	1.8V power rail	3V5VSUSPWRGD	L	L	L
+1_05VSUS	1.05V power rail	1_8VSUSPWRGD	L	L	L
+2_5VMEM_VPP	2.5V power rail DDR (off in S4-S5)	DIMM_ON_VPP	H	L	L
+VCCST	1.05V power rail CPU (off in S4-S5)	DIMM_ON_VPP	H	L	L
+VCCPLL	1.05V power rail CPU (off in S4-S5)	+VCCST	H	L	L
+1_2VDIMM	1.2V power rail DDR (off in S4-S5)	DIMM_ON_VDDQ	H	L	L
+VDDQC	1.2V power rail CPU DRAM (off in S4-S5)	+1_2VDIMM	H	L	L
+VCCPLL_OC	1.2V power rail CPU (off in S4-S5)	+1_2VDIMM	H	L	L
+5VRUN	5.0V switched power rail (off in S3-S5)	RUND	H	H	L
+3VRUN	3.3V switched power rail (off in S3-S5 / M0)	RUND	H	H	L
+1_8VRUN	1.8V power rail AUDIO (off in S3-S5)	RUND	H	H	L
+VCC_IO	1.05V rail for Processor & PCH (off in S3-S5)	RUND	H	H	L
+VCCSTG	1.05V power rail CPU (off in S3-S5)	+VCC_IO	H	H	L
+0_6VTT_RUN	0.6V DDR Termination voltage (off in S3-S5)	DDR_VTT_CTRL	H	H	L
+VCC_SA	0.55V to 1.15V Voltage for Processor	VR_ON	H	H	L
+VCC_CORE	0.55V to 1.5V Voltage for Processor	VR_ON	H	H	L
+VCC_GT	0.55V to 1.52V Core Voltage for Processor	VR_ON	H	H	L

Note: WHEN AC MODE, System turn on then +*VSUS will always keep high


S4 (Suspend to Disk)

S3 (Suspend to RAM)


S0 (Full ON)

 MICRO-STAR INT'L CO.,LTD.		
Title		
PLATFORM		
Size	Document Number	Rev
Custom	MS-14B3	0A
Date:	Monday, October 01, 2018	Sheet 2 of 57


Reference 16S1



SODIMM_A



Remove DDR1 VREF_DQ #2018.08.28
14B3 only support DDR0





SODIMM_B

CPU1C		
J22	DDR1_DQ_0/DDR0_DQ_16	DDR1_CKN_0/DDR1_CKN_0
H25	DDR1_DQ_1/DDR0_DQ_17	DDR1_CKP_0/DDR1_CKP_0
G22	DDR1_DQ_2/DDR0_DQ_18	DDR1_CKN_1/DDR1_CKN_1
H22	DDR1_DQ_3/DDR0_DQ_19	DDR1_CKP_1/DDR1_CKP_1
F25	DDR1_DQ_4/DDR0_DQ_20	
J25	DDR1_DQ_5/DDR0_DQ_21	DDR1_CKE_0/DDR1_CKE_0
G25	DDR1_DQ_6/DDR0_DQ_22	DDR1_CKE_1/DDR1_CKE_1
F22	DDR1_DQ_7/DDR0_DQ_23	DDR1_CKE_2/NC
D22	DDR1_DQ_8/DDR0_DQ_24	DDR1_CKE_3/NC
C22	DDR1_DQ_9/DDR0_DQ_25	
C24	DDR1_DQ_10/DDR0_DQ_26	DDR1_CS#_0/DDR1_CS#_0
D24	DDR1_DQ_11/DDR0_DQ_27	DDR1_CS#_1/DDR1_CS#_1
A22	DDR1_DQ_12/DDR0_DQ_28	DDR1_ODT_0/DDR1_ODT_0
B22	DDR1_DQ_13/DDR0_DQ_29	NC/DDR1_ODT_1
A24	DDR1_DQ_14/DDR0_DQ_30	DDR1_CAB_9/DDR1_MA_0
B24	DDR1_DQ_15/DDR0_DQ_31	DDR1_CAB_8/DDR1_MA_1
G31	DDR1_DQ_16/DDR0_DQ_48	DDR1_CAB_5/DDR1_MA_2
G32	DDR1_DQ_17/DDR0_DQ_49	NC/DDR1_MA_3
H29	DDR1_DQ_18/DDR0_DQ_50	NC/DDR1_MA_4
H28	DDR1_DQ_19/DDR0_DQ_51	DDR1_CAA_0/DDR1_MA_5
G28	DDR1_DQ_20/DDR0_DQ_52	DDR1_CAA_2/DDR1_MA_6
G29	DDR1_DQ_21/DDR0_DQ_53	DDR1_CAA_4/DDR1_MA_7
H31	DDR1_DQ_22/DDR0_DQ_54	DDR1_CAA_3/DDR1_MA_8
H32	DDR1_DQ_23/DDR0_DQ_55	DDR1_CAA_1/DDR1_MA_9
L31	DDR1_DQ_24/DDR0_DQ_56	DDR1_CAB_7/DDR1_MA_10
L32	DDR1_DQ_25/DDR0_DQ_57	DDR1_CAA_7/DDR1_MA_11
N29	DDR1_DQ_26/DDR0_DQ_58	DDR1_CAA_6/DDR1_MA_12
N28	DDR1_DQ_27/DDR0_DQ_59	DDR1_CAB_0/DDR1_MA_13
L28	DDR1_DQ_28/DDR0_DQ_60	
L29	DDR1_DQ_29/DDR0_DQ_61	DDR1_CAB_2/DDR1_MA_14
N31	DDR1_DQ_30/DDR0_DQ_62	DDR1_CAB_1/DDR1_MA_15
N32	DDR1_DQ_31/DDR0_DQ_63	DDR1_CAB_3/DDR1_MA_16
AJ29	DDR1_DQ_32/DDR1_DQ_16	
AJ30	DDR1_DQ_33/DDR1_DQ_17	DDR1_CAB_4/DDR1_BA_0
AM32	DDR1_DQ_34/DDR1_DQ_18	DDR1_CAB_6/DDR1_BA_1
AM31	DDR1_DQ_35/DDR1_DQ_19	DDR1_CAA_5/DDR1_BG_0
AM30	DDR1_DQ_36/DDR1_DQ_20	
AM29	DDR1_DQ_37/DDR1_DQ_21	DDR1_CAA_9/DDR1_BG_1
AJ31	DDR1_DQ_38/DDR1_DQ_22	DDR1_CAA_8/DDR1_ACT#
AJ32	DDR1_DQ_39/DDR1_DQ_23	
AR31	DDR1_DQ_40/DDR1_DQ_24	DDR1_DQSN_0/DDR0_DQSN_2
AR32	DDR1_DQ_41/DDR1_DQ_25	DDR1_DQSP_0/DDR0_DQSP_2
AV30	DDR1_DQ_42/DDR1_DQ_26	DDR1_DQSN_1/DDR0_DQSN_3
AV29	DDR1_DQ_43/DDR1_DQ_27	DDR1_DQSP_1/DDR0_DQSP_3
AR30	DDR1_DQ_44/DDR1_DQ_28	DDR1_DQSN_2/DDR0_DQSN_6
AR29	DDR1_DQ_45/DDR1_DQ_29	DDR1_DQSP_2/DDR0_DQSP_6
AV32	DDR1_DQ_46/DDR1_DQ_30	DDR1_DQSN_3/DDR0_DQSN_7
AV31	DDR1_DQ_47/DDR1_DQ_31	DDR1_DQSP_3/DDR0_DQSP_7
BA32	DDR1_DQ_48/DDR1_DQ_48	DDR1_DQSN_4/DDR1_DQSN_2
BA31	DDR1_DQ_49/DDR1_DQ_49	DDR1_DQSP_4/DDR1_DQSP_2
BD31	DDR1_DQ_50/DDR1_DQ_50	DDR1_DQSN_5/DDR1_DQSN_3
BD32	DDR1_DQ_51/DDR1_DQ_51	DDR1_DQSP_5/DDR1_DQSP_3
BA30	DDR1_DQ_52/DDR1_DQ_52	DDR1_DQSN_6/DDR1_DQSN_6
BA29	DDR1_DQ_53/DDR1_DQ_53	DDR1_DQSP_6/DDR1_DQSP_6
BD29	DDR1_DQ_54/DDR1_DQ_54	DDR1_DQSN_7/DDR1_DQSN_7
BD30	DDR1_DQ_55/DDR1_DQ_55	DDR1_DQSP_7/DDR1_DQSP_7
BG31	DDR1_DQ_56/DDR1_DQ_56	
BG32	DDR1_DQ_57/DDR1_DQ_57	NC/DDR1_ALERT#
BK32	DDR1_DQ_58/DDR1_DQ_58	NC/DDR1_PAR
BK31	DDR1_DQ_59/DDR1_DQ_59	DRAM_RESET#
BG29	DDR1_DQ_60/DDR1_DQ_60	
BG30	DDR1_DQ_61/DDR1_DQ_61	DDR_RCOMP_0
BK30	DDR1_DQ_62/DDR1_DQ_62	DDR_RCOMP_1
BK29	DDR1_DQ_63/DDR1_DQ_63	DDR_RCOMP_2

WHL-I7-8565U 3 of 20
A0D-8565U05-I06


Remove DDR1 #2018.08.28
14B3 only supprot DIMMA





		MICRO-STAR INT'L CO.,LTD.	
Title Whiskey lake (DDR4)CHB			
Size Custom	Document Number MS-14B3		Rev 0A
Date: Monday, October 01, 2018		Sheet 5	of 57


DDR4 SODIMM Interleave (IL)

Follow 14B1 to change location for placement #2018.08.22




 MICRO-STAR INT'L CO.,LTD.	
Title	
DDR4 SODIMM_A	
Size	Document Number
Custom	MS-14B3
Date:	Monday, October 01, 2018
Sheet	6 of 57
Rev	0A







Change to 14B3 configuration #2018.08.28



 MICRO-STAR INT'L CO.,LTD.	
Whiskey lake U(PCIE;USB;SATA)	
Size Custom	Document Number MS-14B3
Date: Monday, October 01, 2018	Sheet 10 of 57





CFG4 - Display Port Presence	
CFG4	1:Disabled; No Physical Display Port attached to Embedded Display Port (NC in DG) 0:Enabled; An external Display Port device is connected to the Embedded Display Port (Pull down to GND through a 1K ± 5% resistor)



2018.07.05 LTE datasheet suggest the M.2_LTE_DEV_EN signal pull to OD pin

GPP_H21

This signal has a weak internal pull-down.
An external pull-up is required on this strap since 38.4 MHz XTAL is not supported on the PCH.
0 = 38.4 XTAL frequency selected. (Default)
1 = 24MHz XTAL frequency selected.




RSVD		All the RSVD pins should be left unconnected (floating) on the board.
------	--	---


Reference 16S1

MSI		MICRO-STAR INT'L CO.,LTD.	
Link to the Future			
Title		Whiskey lake U (CFG;CSI;RSVD)	
Size	Document Number	Rev	
Custom	MS-14B3	0A	
Date:	Monday, October 01, 2018	Sheet	11 of 57

Reference 16S1



Refer to PGD 575412 Table 11-2		
Domain	Primary side cap	Secondary Side cap
VCC	8x10uF 0402	42x1uF 0201 14x10uF 0402 9x22uF 0603
	18x47uF 0805	
VCCSA	6x10uF 0402 2x47uF 0805 2x0805	7x10uF 0402 4x0402
	4x1uF 0201 4x0402	
VCCIO	6x10uF 0402	
VDDQ	1x22uF 0603 6x10uF 0402	4x1uF 0201 3x10uF 0402

 MSI <i>Link to the Future</i>		MICRO-STAR INT'L CO.,LTD.	
Title: Whiskey lake U (CPU POWER)			
Size:	Document Number:	Rev:	
Custom	MS-14B3	0A	
Date:	Monday, October 01, 2018	Sheet:	12 of 57

ZRB18AR60G476ME01L
ZRB18AR60J226ME01L

4x47 uf 0603
15x22 uf 0603

+VCC_GT

31A

CPU1M

WHL QS/CFL UWHL ES1_CNL U2

+VCC_GT




15x10 uf 0402

+VCC_GT

11x1 uf 0201

Reference 16S1



ZRB15XR60J106ME12D



Domain	Primary side cap	Secondary Side cap
VCCGT	15x22uF 0603 4x47uF 0805	11x1uF 0201 15x10uF 0402


WHL-17-8565U 20
A0D-8565U05-I06

VCCOPC/VCCOPC_1P8, VCCOEPIO for U43e only
CPU10



WHL-17-8565U
A0D-8565U05-I06

All O package pinout is RSVD in WHL


**MICRO-STAR INT'L CO.,LTD.**

Whiskey lake U (GT POWER)

Size Custom Document Number **MS-14B3** Rev 0A

Date: Monday, October 01, 2018 Sheet 13 of 57

Reference 16S1



CPU1R

CR34	VSS_342	VSS_330
BT5	VSS_351	VSS_337
BY5	VSS_361	VSS_345
CP35	VSS_371	VSS_354
CM37	VSS_381	VSS_364
CK37	VSS_391	VSS_374
AW1	VSS_401	VSS_384
CM1	VSS_411	VSS_392
BD6	VSS_421	VSS_398
AY4	VSS_360	VSS_315
B34	VSS_370	VSS_322
E35	VSS_380	VSS_329
A4	VSS_390	VSS_336
AE24	VSS_400	VSS_344
AE26	VSS_410	VSS_353
AF25	VSS_420	VSS_363
AG24	VSS_428	VSS_373
AG26	VSS_434	VSS_295
AH24	VSS_296	VSS_301
AH25	VSS_350	VSS_307
B2	VSS_359	VSS_314
B36	VSS_369	VSS_321
C36	VSS_379	VSS_328
C37	VSS_389	VSS_335
CN1	VSS_399	VSS_343
CN2	VSS_409	VSS_352
CN37	VSS_419	VSS_362
CP2	VSS_427	VSS_416
D1	VSS_433	VSS_425
A32	VSS_341	VSS_432
F33	VSS_349	VSS_294
A3	VSS_358	VSS_300
BJ7	VSS_368	VSS_306
CJ36	VSS_378	VSS_313
A36	VSS_388	VSS_320
BK10	VSS_398	VSS_327
CJ4	VSS_408	VSS_334
AB27	VSS_418	VSS_405
BK2	VSS_426	VSS_415
CK1	VSS_333	VSS_424
AB3	VSS_340	VSS_431
BK28	VSS_348	VSS_293
AB30	VSS_357	VSS_299
BK3	VSS_367	VSS_305
CK4	VSS_377	VSS_312
AB33	VSS_387	VSS_319
BK33	VSS_397	VSS_326
CK7	VSS_407	VSS_394
AB36	VSS_417	VSS_404
BK4	VSS_325	VSS_414
CL2	VSS_332	VSS_423
AB4	VSS_339	VSS_430
BK7	VSS_347	VSS_292
CM13	VSS_356	VSS_298
AB7	VSS_366	VSS_304
BL25	VSS_376	VSS_311
CM17	VSS_386	VSS_318
AC10	VSS_396	VSS_383
BL28	VSS_406	VSS_393
CM21	VSS_317	VSS_403
AC27	VSS_324	VSS_413
BL29	VSS_331	VSS_422
CM25	VSS_338	VSS_429
AC30	VSS_346	VSS_291
BL30	VSS_355	VSS_297
CM29	VSS_365	VSS_303
BL31	VSS_375	VSS_310
CM31	VSS_385	VSS_372
AD33	VSS_395	VSS_382
BL32	VSS_309	VSS_392
CM33	VSS_316	VSS_402
AD35	VSS_323	VSS_412

WHL-7-8565U
A0D-8565U05-I06

CPU1T

N6	VSS_66	VSS_99
B37	VSS_73	VSS_106
CB3	VSS_79	VSS_115
P10	VSS_84	VSS_126
B5	VSS_89	VSS_139
CB33	VSS_95	VSS_8
P3	VSS_102	VSS_19
B7	VSS_110	VSS_29
CB4	VSS_120	VSS_83
P33	VSS_132	VSS_87
B9	VSS_145	VSS_92
CB7	VSS_14	VSS_98
P36	VSS_25	VSS_105
BA10	VSS_35	VSS_114
CC11	VSS_44	VSS_125
P4	VSS_52	VSS_138
BA28	VSS_59	VSS_500
P7	VSS_65	VSS_18
BA3	VSS_72	VSS_77
CC20	VSS_78	VSS_82
R27	VSS_131	VSS_86
BB3	VSS_144	VSS_91
CC25	VSS_13	VSS_97
R28	VSS_24	VSS_104
BB33	VSS_34	VSS_113
CC28	VSS_43	VSS_124
R29	VSS_51	VSS_137
BB36	VSS_58	VSS_6
CC31	VSS_64	VSS_70
R30	VSS_71	VSS_76
BB4	VSS_119	VSS_81
CC7	VSS_130	VSS_85
R31	VSS_143	VSS_90
BC25	VSS_12	VSS_96
CD11	VSS_23	VSS_103
T27	VSS_33	VSS_112
CD12	VSS_42	VSS_123
T30	VSS_50	VSS_136
BC29	VSS_57	VSS_5
CD14	VSS_63	VSS_17
T33	VSS_109	VSS_28
T35	VSS_118	VSS_38
BC32	VSS_129	VSS_47
CD24	VSS_142	VSS_55
T36	VSS_11	VSS_62
CD25	VSS_22	VSS_69
T7	VSS_32	VSS_75
BC8	VSS_41	VSS_80
CE33	VSS_49	VSS_135
U26	VSS_56	VSS_4
BD28	VSS_101	VSS_16
CE35	VSS_108	VSS_27
U7	VSS_117	VSS_37
BD33	VSS_128	VSS_46
CE36	VSS_141	VSS_54
V26	VSS_10	VSS_61
BD35	VSS_21	VSS_68
CE7	VSS_31	VSS_74
V27	VSS_40	VSS_122
BD36	VSS_48	VSS_134
CF11	VSS_94	VSS_3
V3	VSS_100	VSS_15
BE10	VSS_107	VSS_26
CF14	VSS_116	VSS_36
V30	VSS_127	VSS_45
BE28	VSS_140	VSS_53
CF19	VSS_9	VSS_60
V33	VSS_20	VSS_67
BE29	VSS_30	VSS_111
CF2	VSS_39	VSS_121
V36	VSS_88	VSS_133
BE3	VSS_93	VSS_2

WHL-7-8565U
A0D-8565U05-I06

CPU1S

BT35	VSS_277	VSS_180
D6	VSS_290	VSS_183
AL32	VSS_166	VSS_186
BT36	VSS_165	VSS_245
D8	VSS_172	VSS_257
AL7	VSS_208	VSS_270
D9	VSS_217	VSS_284
AM10	VSS_227	VSS_151
BU11	VSS_238	VSS_161
E23	VSS_250	VSS_169
AM28	VSS_263	VSS_175
E27	VSS_276	VSS_179
AM33	VSS_289	VSS_182
BU23	VSS_155	VSS_233
E29	VSS_164	VSS_244
AM35	VSS_200	VSS_256
BU24	VSS_207	VSS_269
E31	VSS_216	VSS_283
BU25	VSS_226	VSS_150
E33	VSS_237	VSS_160
AN25	VSS_249	VSS_168
BU7	VSS_262	VSS_174
E9	VSS_275	VSS_178
AN28	VSS_288	VSS_222
BV11	VSS_154	VSS_232
F12	VSS_194	VSS_243
AN29	VSS_199	VSS_255
F15	VSS_206	VSS_268
AN30	VSS_215	VSS_282
F18	VSS_225	VSS_149
AN31	VSS_236	VSS_159
BV3	VSS_248	VSS_167
F2	VSS_261	VSS_173
AN7	VSS_274	VSS_212
BV31	VSS_287	VSS_221
F21	VSS_189	VSS_231
AN8	VSS_193	VSS_242
BV33	VSS_198	VSS_254
F24	VSS_205	VSS_267
BV4	VSS_214	VSS_281
F3	VSS_224	VSS_148
AP3	VSS_235	VSS_158
BW11	VSS_247	VSS_166
F4	VSS_260	VSS_203
AP33	VSS_273	VSS_211
BW15	VSS_185	VSS_220
G21	VSS_188	VSS_230
AP36	VSS_192	VSS_241
G27	VSS_197	VSS_253
AP4	VSS_204	VSS_266
G33	VSS_213	VSS_280
AR28	VSS_223	VSS_147
G35	VSS_234	VSS_157
G36	VSS_246	VSS_196
AT33	VSS_259	VSS_202
BW24	VSS_272	VSS_210
G9	VSS_286	VSS_219
AT35	VSS_153	VSS_229
H21	VSS_163	VSS_240
AT36	VSS_171	VSS_252
BW7	VSS_177	VSS_265
H27	VSS_181	VSS_279
AT4	VSS_184	VSS_146
BY11	VSS_187	VSS_190
AU10	VSS_191	VSS_195
BY15	VSS_258	VSS_201
H9	VSS_271	VSS_209
AU28	VSS_285	VSS_218
BY22	VSS_152	VSS_228
J12	VSS_162	VSS_239
AU29	VSS_170	VSS_251
J15	VSS_176	VSS_264
		VSS_278

WHL-7-8565U
A0D-8565U05-I06

MICRO-STAR INT'L CO.,LTD.

Title

Whiskey lake U (GND)

Size Document Number

Custom MS-14B3

Rev


0A

Date: Monday, October 01, 2018

Sheet 15 of 57

Check cable arrange with ME

eDP




<Table 6. Pin Assignments for the Interface Connector>

Terminal	Symbol	Functions
Pin No.	Symbol	Description
1	CABC_Enable	CABC (not enable)
2	H_GND	Ground
3	LAN1_N	Complement Signal Link_Lane1
4	LAN1_P	True Signal Link_Lane1
5	H_GND	Ground
6	LAN0_N	Complement Signal Link_Lane0
7	LAN0_P	True Signal Link_Lane0
8	H_GND	High Speed Ground
9	AUXP	True Signal Link_Auxiliary Channel
10	AUXN	Complement Signal Link_Auxiliary Channel
11	H_GND	Ground
12	LCD_VCC	Power Supply, 3.3V (typ.)
13	LCD_VCC	Power Supply, 3.3V (typ.)
14	BIST	Panel self test enable
15	H_GND	Ground
16	H_GND	Ground
17	HPD	HPD(Hot Plug Detect) Signal Pin
18	BL_GND	High Speed Ground
19	BL_GND	High Speed Ground
20	BL_GND	High Speed Ground
21	BL_GND	High Speed Ground
22	BL_EN	Backlight on/off Control pin
23	BL_PWM	Backlight PWM Dimming
24	Hsync	Line synchronization
25	NC	No connection
26	BL_PWR	Backlight power
27	BL_PWR	Backlight power
28	BL_PWR	Backlight power
29	BL_PWR	Backlight power
30	NC	No connection


4.2. INTERFACE CONNECTIONS

PIN ASSIGNMENT


Pin	Symbol	Description	Remark
1	NC	No Connection (Reserved for LCD test)	
2	H_GND	High Speed Ground	
3	NC	No Connection (Reserved for ML1+)	
4	NC	No Connection (Reserved for ML1+)	
5	H_GND	High Speed Ground	
6	ML0-	Complement Signal-Lane 0	
7	ML0+	True Signal-Lane 0	
8	H_GND	High Speed Ground	
9	AUX+	True Signal-Auxiliary Channel	
10	AUX-	Complement Signal-Auxiliary Channel	
11	H_GND	High Speed Ground	
12	VCCS	Power Supply +3.3 V (typical)	
13	VCCS	Power Supply +3.3 V (typical)	
14	NC	No Connection (Reserved for INNOLUX test)	
15	GND	Ground	
16	GND	Ground	
17	HPD	Hot Plug Detect	
18	BL_GND	BL Ground	
19	BL_GND	BL Ground	
20	BL_GND	BL Ground	
21	BL_GND	BL Ground	
22	LED_EN	BL Enable Signal of LED Converter	
23	LED_PWM	PWM Dimming Control Signal of LED Converter	
24	NC	No Connection (Reserved for Hsync signal)	
25	NC	No Connection (Reserved for INNOLUX test)	
26	LED_VCCS	BL Power	
27	LED_VCCS	BL Power	
28	LED_VCCS	BL Power	
29	LED_VCCS	BL Power	
30	NC	No Connection (Reserved for INNOLUX test)	




HDMI Level Shifter




HDMI Connector




EMI Close Connector



Delete EL4~7(L12-9008100-I05) for Layout. 20171024A





PCIE 1 x 4 Reversal / SATA




Table 10] Signal Assignments

Pin#	Assignment	Description	Pin#	Assignment	Description
1	GND	Return current path	2	3.3V	3.3V source
3	GND	Return current path	4	3.3V	3.3V source
5	PETn3	PCle TX	6	N/C	N/C
7	PETp3	PCle TX	8	N/C	N/C
9	GND	Return current path	10	LED1#1	Device Active Signal (Refer to [Table 11])
11	PERn3	PCle Rx	12	3.3V	3.3V source
13	PERp3	PCle Rx	14	3.3V	3.3V source
15	GND	Return current path	16	3.3V	3.3V source
17	PETn2	PCle TX	18	3.3V	3.3V source
19	PETp2	PCle TX	20	N/C	N/C
21	GND	Return current path	22	N/C	N/C
23	PERn2	PCle Rx	24	N/C	N/C
25	PERp2	PCle Rx	26	N/C	N/C
27	GND	Return current path	28	N/C	N/C
29	PETn1	PCle TX	30	N/C	N/C
31	PETp1	PCle TX	32	N/C	N/C
33	GND	Return current path	34	N/C	N/C
35	PERn1	PCle Rx	36	N/C	N/C
37	PERp1	PCle Rx	38	N/C	N/C
39	GND	Return current path	40	N/C	N/C
41	PETn0	PCle TX	42	N/C	N/C
43	PETp0	PCle TX	44	N/C	N/C
45	GND	Return current path	46	N/C	N/C
47	PERn0	PCle Rx	48	N/C	N/C
49	PERp0	PCle Rx	50	PERST#	PCle Reset
51	GND	Return current path	52	CLKREQ#	PCle Device Clock Request
53	REFCLKN	PCle Reference Clock	54	PEWake#	N/C
55	REFCLKP	PCle Reference Clock	56		N/C
57	GND	Return current path	58		N/C
67	N/C	N/C	68	SUSCLK	N/C
69	PEDET	N/C	70	3.3V	3.3V source
71	GND	Return current path	72	3.3V	3.3V source
73	GND	Return current path	74	3.3V	3.3V source
75	GND	Return current path			

74	1.5V	GND	75
72	1.5V	GND	73
70	3.3V	PEDET (NC-PCle/GND-SATA)	69
68	SUSCLK(32kHz) (O)(Q/3.3V)	N/C	67
	Connector Key	Connector Key	
	Connector Key	Connector Key	
	Connector Key	Connector Key	
	Connector Key	Connector Key	
58	N/C	GND	57
56	N/C	REFCLKP	55
54	PEWake# (IO)(Q/3.3V) or N/C	REFCLKN	53
52	CLKREQ# (IO)(Q/3.3V) or N/C	GND	51
50	PERST# (IO)(Q/3.3V) or N/C	PETp0/SATA-A+	49
48	N/C	PETn0/SATA-A-	47
46	N/C	GND	45
44	N/C	PERp0/SATA-B-	43
42	N/C	PERn0/SATA-B+	41
40	N/C	GND	39
38	DEVSLP (IO)(Q/3.3V)	PETp1	37
36	N/C	PETn1	35
34	N/C	GND	33
32	N/C	PERp1	31
30	N/C	PERn1	29
28	N/C	GND	27
26	N/C	PETp2	25
24	N/C	PETn2	23
22	N/C	GND	21
20	N/C	PERp2	19
18	1.5V	PERn2	17
16	1.5V	GND	15
14	1.5V	PETp3	13
12	1.5V	PETn3	11
10	DAS/DSS# (I)(OD)	GND	9
8	N/C	PERp3	7
6	N/C	PERn3	5
4	1.5V	GND	3
2	1.5V	GND	1

SSD STAND OFF

Spacer
Support
UME23
E2B-16K1010-RH
E2B-16K1010-A89
H_R201D118_PT_N

Add UME29 P/N:E2B-16K1010-A89 Footprint:H_R201D118_PT for ME.20171014
Change UME29 footprint to H_R201D118_PT_N for Layout. 20171030


PCle	PERp0, PERn0/ PETp0, PETn0 PERp1, PERn1/ PETp1, PETn1 PERp2, PERn2/ PETp2, PETn2 PERp3, PERn3/ PETp3, PETn3	I/O	PCle TX/RX Differential signals defined by the PCle 3.0 specification
	REFCLK+/ REFCLK-	I	PCle Reference Clock signals (100 MHz) defined by the PCle 3.0 specification
	PERST#	O	PE-Reset is a functional reset to the card as defined by the PCle Mini Card CEM specification
	CLKREQ#	I/O	Clock Request is a reference clock request signal as defined by the PCle Mini Card CEM specification; Also used by L1 PM Substates
	WAKE#/OBFF	I/O	PCle PME Wake. Open Drain with pull up on platform, Active Low

msi MICRO-STAR INT'L CO.,LTD.

Title **M.2 KEY-M Combo SSD**


Size Document Number **MS-14B3** Rev **0A**

Date: Monday, October 01, 2018 Sheet 19 of 57




XD	CD#	SD	WP	MS	CLK
SP1	XD RDY	SD WP		MS	CLK
SP2	XD RE#			MS	INS#
SP3	XD CE#	SD D1			
SP4	XD CLE	SD D0		MS	D7
SP5	XD ALE	SD D7		MS	D3
SP6	XD WE#	SD CD#			
SP7	XD WP	SD D6		MS	D6
SP8	XD D0	SD CLK		MS	D2
SP9	XD D1	SD D5		MS	D0
SP10	XD D2	SD CMD			
SP11	XD D3	SD D4		MS	D4
SP12	XD D4	SD D3		MS	D1
SP13	XD D5	SD D2		MS	D5
SP14	XD D6			MS	BS
	XD D7				

For EMI and Close to RTS5170



Pin Define

Connector	PinNo.	Specifications	PinNo.	Specifications	Name	Type	SD Mode	Description
P1	P8	SD4.0	P7	MMC	WP	I/O/PP		Data Line[Bit 1]
P2	P7		P6		DAT1	I/O/PP		Data Line[Bit 0]
P3	P17		P5		DAT0	I/O/PP		Data Line[Bit 0]
P4	P6		P6				S	Not Used(Connected to ground)
P5	P16		P6		VSS2		S	Supply voltage ground
P6	P16		P6				S	Not Used
P7	P5		P5		CLK		I	Not Used
P8	P15		P4				S	Not Used
P9	P4		P4		VDD		S	Supply voltage
P10	P14		P4				S	Not Used
P11	P3		P3		VSS1		S	Supply voltage ground
P12	P3		P3		CD		S	Not Used(Connected to ground)
P13	P13		P2				PP	Not Used
P14	P2		P2		CMD		PP	Command/Response
P15	P12		P2				PP	Not Used
P16	P1		P1		CD/DAT3	I/O/PP		Card Detect/ Data Line[Bit 3]
P17	P11		P1					Not Used
P18	P9		P9		DAT2	I/O/PP		Data Line[Bit 2]
P19	P10		P10					Not Used(Connected to ground)
P20					GND			
P21					GND			
P22					GND			
P23					GND			
P24					GND			



MICRO-STAR INT'L CO.,LTD.

Title

Card Reader (RTS5170)

Size

Document Number

Custom

MS-14B3

Date:

Monday, October 01, 2018

Sheet


22

of


57





Rev

0A




PP (Physical Presence) :
The TPM 2.0 device does not use this
functionality





BC 1.2



Unstuff R5028, R5029 and stuff U35. 20171012B



Table 1. 4-Level Control Pin Settings

Table 2. EQ Configuration Options for 1200mV Linearity 0 dB DC Gain Setting

Pin	Resistor	Signal	Resistor	Signal
1	R146 (X 1KR0402)	USB_TYPEC1_CH1_EQ1	R444 (X 20KR0402-2)	2
2	R147 (X 1KR0402)	USB_TYPEC1_CH1_EQ2	R443 (20KR0402-2)	3
3	R95 (X 1KR0402)	USB_TYPEC1_CH2_EQ1	R107 (1KR0402)	4
4	R94 (X 1KR0402)	USB_TYPEC1_CH2_EQ2	R106 (1KR0402)	5
5	R148 (X 1KR0402)	USB_TYPEC1_CFG1	R442 (X 1KR0402)	6
6	R108 (X 1KR0402)	USB_TYPEC1_CFG2	R109 (X 1KR0402)	7
7	R112 (X 1KR0402)	USB_TYPEC1_DCBST	R110 (X 1KR0402)	

GND

2018.07.04 DCBST:When asserted low, DC Gain levels in Table 3 are increased by +1dB

2018.07.17 Change CFG1/CFG2 to 900mV(0.0) by vendor suggest


Change USB3.1 Redriver to initial EQ/VOD setting by vender suggestion #2018.09.14

Table 3. VOD Linear Range and DC Gain


Change USB3.1 Redriver to initial EQ/VOD setting by vender suggestion #2018.09.14

BLANK

MSI CONFIDENTIAL
RD(C) 60046221
2019012121001 客戶服務部
孫飛(60010839)
robin(周斌)

 MICRO-STAR INT'L CO.,LTD.			
Title			
BLANK			
Size	Document Number		Rev
Custm	MS-14B3		0A
Date:	Monday, October 01, 2018	Sheet	26 of 57


Fingerprint



J2 Pin Assignments and Definitions

Pin Number	Pin Name	Description
1	VDD	Power Supply
2	VDD	Power Supply
3	USB D-	USB D-
4	USB D+	USB D+
5	GND	Ground
6	GND	Ground

Touchpad




J1 (Host Interface) Pin Assignments and Definitions


Pin Number	Pin Name	Description
1	SMB_CLK	SMbus Clock
2	GND	Ground
3	SMB_DAT	SMbus Data
4	LID Close	Disable when lid is closed ⁽¹⁾
5	VDD	Power Supply
6	PS2_DAT	PS2 Data
7	GND	Ground
8	PS2_CLK	PS2 Clock

(1) Disable Touchpad when lid is closed (system sleep), to prevent from LCD noise coupling to touchpad and cause sensor malfunction


LID





FAN



PIN NO.	LEAD COLOR
1	RED(+)
2	BLUE(PWM)
3	BLACK(-)
4	YELLOW(FG)




Power Bottom



CIRCUIT DIAGRAM

MICRO-STAR INT'L CO.,LTD.		
Title		
FAN,Power SW		
Size	Document Number	Rev
Custom	MS-14B3	0A
Date:	Monday, October 01, 2018	Sheet 30 of 57


Change LED1,LED2,LED3 P/N from D0C-0405800-L05 to D0C-040C300-L05 for ME. 20171117A
Change LED4 P/N from D0C-0405400-L05 to D0C-040J800-L05 for ME. 20171117A



Change netname from ACPI_LED# to POWER_LED# #2018.08.09


Change charge LED# pull up to +5VALW #2018.08.09

0.23A
+5VRUN_Camera
Delete Camera power switch circuit. 20170926




Reserve LED5, R5036 in CFG_UMA sku. 20180424

Change CON26 P/n from N5A-10F0240-A81 to N5A-10F0220-A81 for ME. 20180115
Correct CON26 P/N:N5A-10F0240-A81. 20171212B
Change CON26 from N5A-10F0240-A81 to N5A-10F0030-A81 for ME. 20171212




Delete TPM circuit for Layout space. 20171018

Reserve CAP for EMI. 20171014



Stuff EC1(C11-3312012-M09) for EMI. 20171218

Pin Description						
Pin No.	Name	Pin Type	Function Des.	Pin No.	Name	Pin Type
1	DMIC_CLK	CLK	D-MIC clock	6	EN	Power
2	DMIC_DATA	Data	D-MIC data	7	VCC	Power
3	GND	GND		8	GND	GND
4	MIC_VCC	Power	MIC_3.3V	9	D+	Data
5	NC	NC	NC	10	D-	Data



msi MICRO-STAR INT'L CO.,LTD.

Title
LED / Camera

Size Custom Document Number
MS-14B3



Date: Monday, October 01, 2018 Sheet 31 of 57

Rev
0A

CPU STAND OFF







Delete UME1 for thermal solution change
#2018.09.06



Change CPU & GPU stand off to 1681 type by ME request #2018.09.18

GPU STAND OFF




Add LABEL1(Y01-RHDM103-000), LABEL2(G51-N1C0041-A09). 20180130




BIOS_LABEL
G51-N1C0041-A09



HDMI_ROYALTY
Y01-RHDM103-000



PCB1
P0D-14B310A-H73
P0D-14B310A-H73



Single 50 Ohm

J21 L1_3mil_50_Ohm_G2

X_PIN1*2 GND2

J11 L3_2.5mil_50_Ohm_G2G4

X_PIN1*2 GND2GND4

J4 L5_2.5mil_50_Ohm_G4G6

X_PIN1*2 GND4GND6

J17 L10_3.5mil_40_Ohm_G9G11

X_PIN1*2 GND9GND11

J15 L12_4.5mil_40_Ohm_G11

X_PIN1*2 GND11

River #2018.09.10



MYLAR,FR283.64*25.5*0.15mm
E2P-0112911-G40




RUBBER
E2Y-6K21111-Y40 E2Y-6K21111-Y40 E2Y-6K21111-Y40 E2Y-6K21111-Y40



GASKET
E2Y-X007111-CA7 E2Y-X007111-CA7E2M-4B10711-G40 E23-1047010-G40

Add E2Y-6K21111-Y40 *4, E2Y-X007111-CA7 *2, E2M-4B10711-Y42, E23-1047010-G40 for ME. 20180306
Change MY19 from E2M-4B10711-Y42 to E2M-4B10711-G40 for ME. 20180330

Change MY19 from E2M-4B10711-Y42 to E2M-4B10711-G40 for ME. 20180330



Differential 85 ohm

J22 L1_DIFF_3.5/5/3.5_85_Ohm+ G2

L1_DIFF_3.5/5/3.5_85_Ohm- G2

X_H1X2_black GND2

J12 L3_DIFF_3.5/5/3.5_85_Ohm+ G2G4

L3_DIFF_3.5/5/3.5_85_Ohm- G2G4

X_H1X2_black GND2GND4

J5 L5_DIFF_3.5/5/3.5_85_Ohm+ G4G6

L5_DIFF_3.5/5/3.5_85_Ohm- G4G6

X_H1X2_black GND4GND6

J7 L10_3.5mil_40_Ohm_G9G11

L10_3.5mil_40_Ohm_G9G11

X_H1X2_black GND9GND11

J16 L12_4.5mil_40_Ohm_G11

L12_4.5mil_40_Ohm_G11

X_H1X2_black GND11

Differential 80 ohm

J8 L1_DIFF_3.5/3.5/3.5_80_Ohm+ G2

L1_DIFF_3.5/3.5/3.5_80_Ohm- G2

X_H1X2_black GND2

J6 L3_DIFF_3.5/3.5/3.5_80_Ohm+ G2G4

L3_DIFF_3.5/3.5/3.5_80_Ohm- G2G4

X_H1X2_black GND2GND4

J18 L10_3.5mil_40_Ohm_G9G11

L10_3.5mil_40_Ohm_G9G11


X_H1X2_black GND9GND11

J16 L12_4.5mil_40_Ohm_G11

L12_4.5mil_40_Ohm_G11

X_H1X2_black GND11

Change UME23, UME14, UME15 footprint to H_R276D118_V5_N for Layout. 20171030



FM3 X_F_PAD_X X_F_PAD_XX_F_PAD_XX_F_PAD_XX_F_PAD_XX

FM13 X_F_PAD_X X_F_PAD_XX_F_PAD_XX_F_PAD_XX_F_PAD_XX

FM11 X_F_PAD_X X_F_PAD_XX_F_PAD_XX_F_PAD_XX_F_PAD_XX

FM4 X_F_PAD_X X_F_PAD_XX_F_PAD_XX_F_PAD_XX_F_PAD_XX

FM17 X_F_PAD_X X_F_PAD_XX_F_PAD_XX_F_PAD_XX_F_PAD_XX

FM25 X_F_PAD_X X_F_PAD_XX_F_PAD_XX_F_PAD_XX_F_PAD_XX

FM26 X_F_PAD_X X_F_PAD_XX_F_PAD_XX_F_PAD_XX_F_PAD_XX

FM14 X_F_PAD_X X_F_PAD_XX_F_PAD_XX_F_PAD_XX_F_PAD_XX

FM18 X_F_PAD_X X_F_PAD_XX_F_PAD_XX_F_PAD_XX_F_PAD_XX

FM7 X_F_PAD_X X_F_PAD_XX_F_PAD_XX_F_PAD_XX_F_PAD_XX

FM16 X_F_PAD_X X_F_PAD_XX_F_PAD_XX_F_PAD_XX_F_PAD_XX

FM27 X_F_PAD_X X_F_PAD_XX_F_PAD_XX_F_PAD_XX_F_PAD_XX

FM5 X_F_PAD_X X_F_PAD_XX_F_PAD_XX_F_PAD_XX_F_PAD_XX

FM21 X_F_PAD_X X_F_PAD_XX_F_PAD_XX_F_PAD_XX_F_PAD_XX

FM9 X_F_PAD_X X_F_PAD_XX_F_PAD_XX_F_PAD_XX_F_PAD_XX

FM1 X_F_PAD_X X_F_PAD_XX_F_PAD_XX_F_PAD_XX_F_PAD_XX

FM22 X_F_PAD_X X_F_PAD_XX_F_PAD_XX_F_PAD_XX_F_PAD_XX

FM10 X_F_PAD_X X_F_PAD_XX_F_PAD_XX_F_PAD_XX_F_PAD_XX

FM2 X_F_PAD_X X_F_PAD_XX_F_PAD_XX_F_PAD_XX_F_PAD_XX

FM12 X_F_PAD_X X_F_PAD_XX_F_PAD_XX_F_PAD_XX_F_PAD_XX


FM15 X_F_PAD_X X_F_PAD_XX_F_PAD_XX_F_PAD_XX_F_PAD_XX



ST1
UMA
X E2B-13F2020-A89
E2B-13F2020-A89

Add E2B-13F2020-A89 *1 for UMA sku by ME. 20180713

msi MICRO-STAR INT'L CO.,LTD.	
Title ME,EMI	
Size Customer	Document Number MS-14B3
Date	Monday, October 01, 2018
Sheet	32 of 57
Rev	10



Change to VDD_AON by NV comment #2018.08.30

R18 R18 OR1#0402 R18 X OR1#0402

R504/OR(R11-0000012-W08) for NVIDIA. 20171004

R503/OR(R11-0000012-W08) for NVIDIA. 20171004

R504/OR(R11-0000012-W08) for NVIDIA. 20171004

R503/OR(R11-0000012-W08) for NVIDIA. 20171004

comment #2018.08.30

VDD_AON

1.8V

C97 C0.0

GND

PEX_CLKREQ#

G


D

Q17

N-BSS138, TI1G_X30T23-3

D33-4013829_05

S0235GD_Q




PEX LANES 15 - 4 ARE DEFEATED

N17S-G1-RH
B03-0N17S05-N08
BGA595

N17S-G1(Frame Buffer Interface)

GDD5 Command Mapping GB2C-64

DQ[31:0]	DQ[63:32]	
CMD0	CMD16	CS*
CMD1	CMD17	A3 BA3
CMD2	CMD18	A2 BA0
CMD3	CMD19	A4 BA2
CMD4	CMD20	A5 BA1
CMD5	CMD21	WE*
CMD6	CMD22	A7 A8
CMD7	CMD23	A6 A11
CMD8	CMD24	ABI*
CMD9	CMD25	A12 RFU
CMD10	CMD26	A0 A10
CMD11	CMD27	A1 A9
CMD12	CMD28	RAS*
CMD13	CMD29	RST*
CMD14	CMD30	CKE*
CMD15	CMD31	CAS*





N17S-G1-RH
B03-0N17S05-N08
BGA595

N17S-G1_GDDR5 Frame A-1

GDDR5 Command Mapping GB2C-64

DQ[31:0]	DQ[63:32]	
CMD0	CMD16	CS*
CMD1	CMD17	A3 BA3
CMD2	CMD18	A2 BA0
CMD3	CMD19	A4 BA2
CMD4	CMD20	A5 BA1
CMD5	CMD21	WE*
CMD6	CMD22	A7 A8
CMD7	CMD23	A6 A11
CMD8	CMD24	AB1*
CMD9	CMD25	A12 RFU
CMD10	CMD26	A0 A10
CMD11	CMD27	A1 A9
CMD12	CMD28	RAS*
CMD13	CMD29	RST*
CMD14	CMD30	CKE*
CMD15	CMD31	CAS*




X_SAMSUNG/K4G80325FB-HC25
M12-8032535-S02




X_HYNIX/H5GC8H24AJR-R2C
M12-5GC8HB5-H23

GDDR5 SGRAM, 8G (256Mx32bit)





N17S-G1_GDDR5 Frame A-2






GDD5 Command Mapping GB2C-64





DQ[31:0]	DQ[63:32]	
CMD0	CMD16	CS*
CMD1	CMD17	A3 BA3
CMD2	CMD18	A2 BA0
CMD3	CMD19	A4 BA2
CMD4	CMD20	A5 BA1
CMD5	CMD21	WE*
CMD6	CMD22	A7 A8
CMD7	CMD23	A6 A11
CMD8	CMD24	ABI*
CMD9	CMD25	A12 RFU
CMD10	CMD26	A0 A10
CMD11	CMD27	A1 A9
CMD12	CMD28	RAS*
CMD13	CMD29	RST*
CMD14	CMD30	CKE*
CMD15	CMD31	CAS*



N17S-G1_GDDR5_DECOUPLING



N17S-G1_VBIOS & Straps




ROM_SO	ROM_SI	ROM_SCLK	SOR_EXPOSED3	SOR_EXPOSED2	SOR_EXPOSED1	SOR_EXPOSED0
L	L	L	1:ENABLE	1:ENABLE	1:ENABLE	1:ENABLE
L	L	H	1:ENABLE	1:ENABLE	1:ENABLE	0:DISABLE
L	H	L	1:ENABLE	1:ENABLE	0:DISABLE	1:ENABLE
L	H	H	1:ENABLE	1:ENABLE	0:DISABLE	0:DISABLE
H	H	H	1:ENABLE	0:DISABLE	0:DISABLE	0:DISABLE
H	H	M	0:DISABLE	0:DISABLE	0:DISABLE	0:DISABLE

STRAP 2	STRAP 1	STRAP 0	N17S-G1 3.0G RAM	
L	L	L	0x0 Samsung K4G80325FB-HC28	
L	L	H	0x1 Microm MT51J2256M32HF-70:A	256M*32
L	H	L	0x2 Hynix H5GC8H24MJR-R0C	
H	H	L	0x6 Hynix H5GC4H24AJR-R0C	
H	H	H	0x7 Samsung K4G41325FE-HC28	128M*32
L	L	M	0x8 Microm EDW4032BABG-70-F	

STRAP 2	STRAP 1	STRAP 0	N17S-G2 3.5G RAM	
L	M	L	0x9 MICRON MT51J256M32HF-80:B	256M*32
L	M	H	0xA HYNIX H5GC8H24AJR-R2C	

STRAP 5	STRAP 4	STRAP 3	SMB_ALT_ADDR	DEVID_SEL	PCIE_CFG	VGA_DEVICE
L	L	L	0	0	0	Optimus
L	L	H	0	0	0	Discrete
H	L	H	0	1	0	Discrete with Gsync



256Mx32	Samsung	K4G80325FB-HC03	B-die	0x0	2500	N/A	Production ready
	Samsung	K4G80325FB-HC28	B-die	0x0	3000	N/A	Substitution allowed with waiver ²





Table 12. N16/GB2B-64 Multi-Level Straps

Strap Pin	Logical Strapping Bit 3	Logical Strapping Bit 2	Logical Strapping Bit 1	Logical Strapping Bit 0
ROM_SCLK	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
ROM_SI	RAM_CFG[3]	RAM_CFG[2]	RAM_CFG[1]	RAM_CFG[0]
ROM_SO	DEVID_SEL	PCIE_CFG	SMB_ALT_ADDR	VGA_DEVICE
STRAP0	Stuff 49.9 kΩ pull-up to VDD_AON (3.3V).			
STRAP1	Reserved			
STRAP2	Reserved			
STRAP3	Reserved			
STRAP4	Reserved			

Table 15-2. Resistance Mapping to Hex Values

Resistor Values	Pull-Up to 3V3_MAIN	Pull-Down to GND
4.99 kΩ	1000	0000
10.0 kΩ	1001	0001
15.0 kΩ	1010	0010
20.0 kΩ	1011	0011
24.9 kΩ	1100	0100
30.1 kΩ	1101	0101
34.8 kΩ	1110	0110
45.3 kΩ	1111	0111

N17S-G1_Display IF



15.2 INTERFACE CONFIGURATION, CIRCUITRY, SAMPLE CIRCUITRY

To select different Strap Mode, MULTI_STRAP_REF0_GND pins need to be stuffed accordingly. Table 15-1 provides the necessary connections to set the correct strapping mode for each device.


Table 15-1. Device Specific Strap Mode Selection

Multi_Strap_Ref0_GND	All N16x GPUs
	Keep foot print for pull-up to 3V3_AON and pull-down to GND. Stuff 40.2k 1% to GND

msi MICRO-STAR INT'L CO.,LTD.	
Title N17S-G1 Display IF	
Size Custom	Document Number MS-14B3
Date: Monday, October 01, 2018	Rev 0A
Sheet 39 of 57	

N17S-G1_GPIO

Change R4273, R4269, R4039, R4043 P/W From R11-0222012-W08 to R11-0222012-W08 for NV101A. 20171106



G1M

R14 MSC1

A6 OVERT

A6 OVERT

A6 OVERT

A6 OVERT

A6 OVERT

A6 OVERT

A6 OVERT

A6 OVERT

A6 OVERT

A6 OVERT

A6 OVERT

A6 OVERT

A6 OVERT

A6 OVERT

A6 OVERT

A6 OVERT

A6 OVERT

A6 OVERT

A6 OVERT

A6 OVERT

A6 OVERT

A6 OVERT

A6 OVERT

A6 OVERT

A6 OVERT

A6 OVERT

A6 OVERT

A6 OVERT

A6 OVERT

A6 OVERT

A6 OVERT

A6 OVERT

A6 OVERT

A6 OVERT

A6 OVERT

A6 OVERT

A6 OVERT

A6 OVERT

A6 OVERT

A6 OVERT

A6 OVERT

A6 OVERT

A6 OVERT

A6 OVERT

A6 OVERT

A6 OVERT

A6 OVERT

A6 OVERT

A6 OVERT

A6 OVERT

A6 OVERT

A6 OVERT

A6 OVERT

A6 OVERT

A6 OVERT

A6 OVERT

A6 OVERT

A6 OVERT

A6 OVERT

A6 OVERT

A6 OVERT

A6 OVERT

A6 OVERT

A6 OVERT

A6 OVERT

A6 OVERT

A6 OVERT

A6 OVERT

A6 OVERT

A6 OVERT

A6 OVERT

A6 OVERT

A6 OVERT

A6 OVERT

A6 OVERT

A6 OVERT

A6 OVERT

A6 OVERT

A6 OVERT

A6 OVERT

A6 OVERT

A6 OVERT

A6 OVERT

A6 OVERT

A6 OVERT

A6 OVERT

A6 OVERT

GPIO0_N17

GPIO1_N17

GPIO2_N17

GPIO3_N17

GPIO4_N17

GPIO5_N17

GPIO6_N17

GPIO7_N17

GPIO8_N17

GPIO9_N17

GPIO10_N17

GPIO11_N17

GPIO12_N17

GPIO13_N17

GPIO14_N17

GPIO15_N17

GPIO16_N17

GPIO17_N17

GPIO18_N17

GPIO19_N17

GPIO20_N17

GPIO21_N17

GPIO22_N17

GPIO23_N17

GPIO24_N17

GPIO25_N17

GPIO26_N17

GPIO27_N17

GPIO28_N17

GPIO29_N17

GPIO30_N17

GPIO31_N17

GPIO32_N17

GPIO33_N17

GPIO34_N17

GPIO35_N17

GPIO36_N17

GPIO37_N17

GPIO38_N17

GPIO39_N17

GPIO40_N17

GPIO41_N17

GPIO42_N17

GPIO43_N17

GPIO44_N17

GPIO45_N17

GPIO46_N17

GPIO47_N17

GPIO48_N17

GPIO49_N17

GPIO50_N17

GPIO51_N17

GPIO52_N17

GPIO53_N17

GPIO54_N17

GPIO55_N17

GPIO56_N17

GPIO57_N17

GPIO58_N17

GPIO59_N17

GPIO60_N17

GPIO61_N17

GPIO62_N17

GPIO63_N17

GPIO64_N17

GPIO65_N17

GPIO66_N17

GPIO67_N17

GPIO68_N17

GPIO69_N17

GPIO70_N17

GPIO71_N17

GPIO72_N17

GPIO73_N17

GPIO74_N17

GPIO75_N17

GPIO76_N17

GPIO77_N17

GPIO78_N17

GPIO79_N17

GPIO80_N17

GPIO81_N17

GPIO82_N17

GPIO83_N17

GPIO84_N17

GPIO85_N17

GPIO86_N17

GPIO87_N17

GPIO88_N17

GPIO89_N17

GPIO90_N17

GPIO91_N17

GPIO92_N17

GPIO93_N17

GPIO94_N17

GPIO95_N17

GPIO96_N17

GPIO97_N17

GPIO98_N17

GPIO99_N17

GPIO100_N17

GPIO101_N17

GPIO102_N17

GPIO103_N17

GPIO104_N17

GPIO105_N17

GPIO106_N17

GPIO107_N17

GPIO108_N17

GPIO109_N17

GPIO110_N17

GPIO111_N17

GPIO112_N17

GPIO113_N17

GPIO114_N17

GPIO115_N17

GPIO116_N17

GPIO117_N17

GPIO118_N17

GPIO119_N17

GPIO120_N17

GPIO121_N17

GPIO122_N17

GPIO123_N17

GPIO124_N17

GPIO125_N17

GPIO126_N17

GPIO127_N17

GPIO128_N17

GPIO129_N17

GPIO130_N17

GPIO131_N17

GPIO132_N17

GPIO133_N17

GPIO134_N17

GPIO135_N17

GPIO136_N17

GPIO137_N17

GPIO138_N17

GPIO139_N17

GPIO140_N17

GPIO141_N17

GPIO142_N17

GPIO143_N17

GPIO144_N17

GPIO145_N17

GPIO146_N17

GPIO147_N17

GPIO148_N17

GPIO149_N17

GPIO150_N17

GPIO151_N17

GPIO152_N17

GPIO153_N17

GPIO154_N17

GPIO155_N17

GPIO156_N17

GPIO157_N17

GPIO158_N17

GPIO159_N17

GPIO160_N17

GPIO161_N17

GPIO162_N17

GPIO163_N17

GPIO164_N17

GPIO165_N17

GPIO166_N17

GPIO167_N17

GPIO168_N17

GPIO169_N17

GPIO170_N17

GPIO171_N17

GPIO172_N17

GPIO173_N17

GPIO174_N17

GPIO175_N17

GPIO176_N17

GPIO177_N17

GPIO178_N17

GPIO179_N17

GPIO180_N17

GPIO181_N17

GPIO182_N17

GPIO183_N17

GPIO184_N17

GPIO185_N17

GPIO186_N17

GPIO187_N17

GPIO188_N17

N17S-G1_Power Control

Power on = 1V8_AON -> (VDD_MAIN) 1V8_MAIN -> NVVDD+NVVDDS -> PEX_VDD -> FBVDDQ -> DGPUPWRGD
Power down = PEX_VDD/FBVDDQ -> NVVDD+NVVDDS -> 1V8_MAIN -> 1V8_AON

1V8_AON

(1)

(7)

1V8_AON POWER GOOD

1V8_MAIN POWER GOOD

1V8_MAIN

(2)

(1)

NVVDD

(3) (4)

PEX_VDD

(4) (2)

FBVDDQ

(5) (5)

FBVDDQ POWER GOOD

DGPU POWER GOOD


(6) (3)

N16S_Power Control


Power on = 3V3_AON -> VDD_MAIN (3V3_MAIN) (3V3_NV) -> NVVDD -> PEX_VDD -> FBVDDQ -> DGPUPWRGD

Remove N16 co-design portion #2018.08.30


Discharge Circuit




N17S-G1_Power & GND




N17 Power Up



N17 Power Down




GC6 2.1



GC6 2.1 Entry/Exit Sequence Timing Diagram

Symbol	Description	Min	Max	Units
T0	GPU_EVENT# assertion period	0.001	N/A	ms
T1	1V8_MAIN_EN assertion to all power rails up and stable	0.04	4	ms

N16 Power Up



Notes: - All 3.3V includes all rails powered at 3.3V
- PEX_VDD 1.05V includes all rails that are shared

Figure 3-7. Example of Power-Up Sequencing Order

Note:

- The ramp time for any rail must be more than 40 μ s and is recommended to be less than 2ms.
- The ramp up overshoot should not exceed the silicon reliability limit voltage.
- A VDD33 must ramp up to 90% before NVVDD and PEXVDD in sequence can start ramping up. NVVDD must ramp up to 90% before FBVDD/Q in sequence can start ramping up
- No signal should be applied to the GPU before the power rails are fully ramped
- Refer to the JEDEC Memory Specification for memory related power sequencing.

Optimus




Figure 18-7. Optimus Entry/Exit Timing Diagram

Table 18-1. Optimus Timing Parameters

Symbol	Description	Min	Max	Units
T0	PEX_RST# assertion to GPU_PWR_EN=0	>0	5	ms
T1	All GPU power rail up and stable to PEX_RST# deassertion	0.1	5	ms

GC6 2.0

18.3.4.3 GC6 2.0 Entry/Exit Timing

The following timing diagram in Figure 18-14 and Table 18-3 describes the GC6 2.0 entry and exit sequence and timing requirements.




Figure 18-14. GC6 2.0 Entry/Exit Sequence Timing Diagram

Table 18-3. GC6 2.0 Entry/Exit Sequence Timing Parameters

Symbol	Description	Min	Max	Unit
T0	GPU_EVENT# assertion period	0.001	N/A	ms
T1	3V3_MAIN_EN assertion to all power rails up and stable	0.04	4	ms


Note:


- All Rail PGOOD=1 represents all GPU power rails are ramped up and in regulation. If any GPU power rail cannot be guaranteed in regulation this state should equal to 0.
- During GC6 exit, the order of power rail ramp-up must follow the power-up sequence described in Chapter 3 with the exception that FBVDD/Q stays on.
- All delays should be minimized to increase time spent in GC6 for maximum power saving.
- The entire entry/exit sequence must complete within 200 ms.


Adapter = 65w
Adapter voltage = 19v


Change PQ3,PQ3 from D03-74225C-A88 to D03-332480C-978 For Power. 20171214


Change COM2 P/N from N32-109070-A81 to N32-109070-A81 for ME. 20171016







		MICRO-STAR INT'L CO.,LTD.	
Title			
2V5 & 1.8VSUS			
Size	Document Number		Rev
Custom	MS-14B3		0A
Date:	Monday, October 01, 2018	Sheet	47 of 57



Change PC76 form C11-1522832-M09 to C11-8212012-W08 by power RD request #2018.09.14

Change PC37 form C11-1021812-M09 to C11-8212012-W08 by power RD request #2018.09.14

Change PR59 form R11-2151T12-W08 to R11-0222T12-W08 by power RD request #2018.09.14

Change PR58 form R11-0302T12-W08 to R11-0222T12-W08 by power RD request #2018.09.14

Change PR179 form R11-2551T12-W08 to R11-0392T12-W08 by power RD request #2018.09.14

Change PR41 form R11-2941T12-W08 to R11-2551T12-W08 by power RD request #2018.09.14

Change PR36 form R11-0302T12-W08 to R11-2551T12-W08 by power RD request #2018.09.14





Change PC70 form C11-224741J-M09 to C11-1032012-M09 by power RD request #2018.09.14

Change PR187 form R11-0104T22-W08 to R11-0913T12-W08 by power RD request #2018.09.14


Change PR52 form R11-0561T12-W08 to R11-4870T22-W08 by power RD request #2018.09.14
Change PC61 form C11-1547412-M09 to C11-1042012-M09 by power RD request #2018.09.14
Change PC73 form C11-4732612-M09 to C11-3337512-W08 by power RD request #2018.09.14

Change PR173 form R11-9532T12-W08 to R11-9092T12-W08 by power RD request #2018.09.14


Change PU6 form I32-958572C-I11 to I32-958573C-I11 by power RD request #2018.09.14
Change PR172 form R11-0104T22-W08 to R11-0114T12-W08 by power RD request #2018.09.14
Change PR53 form R11-9762T12-W08 to R11-4322T12-W08 by power RD request #2018.09.14



PEX_VDD




1V8_AON



EDP-Peak 60.4A
EDP-Con 30A

DGPU POWER NVVDD


CONFIG A
VBoot: N17S-0.8V
Vmin:0.6V / Vmax:1.2V



CONFIG	R1	R2	R3	R4	R5	C
N17S-G1	6.19KR1%	20.5KR1%	4.32KR1%	16.5KR1%	309R1%	4.7nF

[illegible]

N17




Remover N16 BOM option #2018.09.20


以後注意 Option 的 Location 不要選會跟其他 Location 撞到的，因為程式不會分 A/B。

FBVDDQ POWER




FBVDDQ

Voltage = 1.35V
AVG Current = 10A
Peak Current = 13A







S3




14B3 Power Delivery Chart



G3 to S0



S0 to G3



	S	T
	<p>1. Page.31 Change Charge LED#(BATLOW_LED# pull up to +SVALM BATLOW_LED# #2018.08.09 2. Page.8/12 Remove SLP_80V function, 14B3 did not support #2018.08.09 3. Page.12 Remove RUN_ON_C10 control, 14B3 did not support #2018.08.09 4. Page.18 Follow 16B1 to change control logic with RUN_ON #2018.08.09 5. Page.18 Change netname from ACPI_LED# to POWER_LED# #2018.08.09 6. Page.29 Follow 16B1 reserve I2C SMBus for TP #2018.08.10 7. Page.8 Follow 14B1 reserve RAS1 for CPU DMA sku, #2018.08.10 8. Page.8 Follow 13H1 reserve M0 I2O(3) #2018.08.10 9. Page.27/28 Follow 13H1 add short protection circuit on USB Type-C RX #2018.08.10 10. Page.45 Add +VCCSDIO power combine with +VCC_L0 (follow 13H1) #2018.08.10 11. Page.45 Reserve +VCCSDIO power combine with +VCCST (follow 16B1) #2018.08.10 12. Page.45 Follow 13H1 reserve control signal RUN_ON for +VCCST #2018.08.10 13. Page.7 Add Pull-up R5318 for PCIE_CLK_MLAW_REQ# #2018.08.13 14. Page.23 Add TPM page #2018.08.13 15. Page.18 Change GPIO PMWGO to GPIOCD #2018.08.13 16. Page.18 EC recommend remove EX-XTAL #2018.08.13 17. Page.25 Change USB3.1 re-driver from 1002 to 1002A(Follow13H1) #2018.08.14 18. Page.18 Add USB_1002_EN on OPTOSR# #2018.08.14 19. Page.17 TP119 VCC side add bulk cap by vendor suggest #2018.08.15 20. Page.3 Remove Pull-Down R5153, page.17 have reserve same pull-down #2018.08.15 21. Page.18 Add Pull-up R102 for #ERRST# (follow 13H1) #2018.08.15 22. Page.23 Add Pull-up Resistor for USB_1002_EN by EC suggestion #2018.08.15 23. Page.7 Follow PDG(P.294) reserve capacitor to GND for RMI issue #2018.08.15 24. Page.9 Follow 14B1 change HDA W/C value for SA #2018.08.15 25. Page.18 Remove PCM_PWMOC pull-down resistor, page.8 have pull-down 10kOhm #2018.08.15 26. Page.19 Add OR0402 for SATA M.2 #2018.08.15 27. Page.20 Add AC coupling capacitor for PCIE GEN2 #2018.08.15 28. Page.44-52 Combine power change for improve power headline #2018.08.16 29. Page.23 Add resistor 0ohm and place on T-routing via site #2018.08.20 30. Page.23 Reserve capacitance and place on TPM side for SA issue #2018.08.20 31. Page.6 Follow 14B1 to change location for placement #2018.08.22 32. Page.7 Follow PDG change BIAS 8 from 10M 5% to 10M 1% #2018.08.23 33. Page.12 Add Reserve Cap, refer to PDG 575412 Table 11-2 #2018.08.23 34. Page.19/11/20 Add CNVS function by NV request #2018.08.24 <u>35. Page.1 Reserve ESD_ESDI discharge pinouts #2018.08.24</u> 35. Combine layout team re-name location on CPU side #2018.08.28 36. Page.20 Change R5344 from 0B05 to 1206 for CNV1 GEN2 (2A) #2018.08.28 37. Page.08 Follow MDN Table 5-1 change R7042 & R7034 from 75 to 33ohm #2018.08.29 38. Page.20 Follow PDG add 10uF+0.1uF+0.01uF #2018.08.30 39. Page.13 Not Staff R5014 & staff R5039 by NV comment #2018.08.30 40. Page.33 Change to VDD_AOM by NV comment #2018.08.30 41. Page.42 Add 22u for VRAM by NV comment #2018.08.30 42. Remove M16 co-design portion #2018.08.30 43. Page.20 Change R5344 connect to +VP_MLAN #2018.09.03 44. Page.18 Follow 13H1 & 16B1 add buffer IC on VR_READY #2018.09.03 <u>45. Page.51 Disable P2260 for disconnect GND_SENSE from HWTDQ_GND_SENSE_GPU by NV suggestion #2018.09.04</u> <u>46. Page.51 Disable P2248 for disconnect VDDQ_SENSE from HWTDQ_SENSE_CPU by NV suggestion #2018.09.04</u> 47. Page.42/52 Add FBVDDQ_SENSE_GPU by NV suggestion #2018.09.04 48. Page.10 Change USB3_1 port12/14 order for layout #2018.09.04 49. Page.46 Follow 13H1 Add S3 # for shutdown timing TP1218 #2018.09.05 50. Page.46 Reserve Cap for PM_S3_CNTRL time delay after RUND #2018.09.05 51. Page.27 Delete ESDI8 and change USB3_ROM_TYPERC1_U_C/USB3_RXP_TYPERC1_U_C link ESDI6 for Layout. #2018.09.05 52. Page.28 Delete ESDI9 and change USB3_ROM_TYPERC1_U_C/USB3_RXP_TYPERC1_U_C link ESDI8 for Layout. #2018.09.05 53. Page.28 Delete ESDI1 and change USB3_ROM_TYPERC1_U_C/USB3_RXP_TYPERC1_U_C link ESDI8 for Layout. #2018.09.05 54. Page.28 Swap USB3_RXP_TYPERC1_U_C by layout request #2018.09.05 55. Page.28 Swap USB3_RXP_TYPERC1_U_C/USB3_ROM_TYPERC1_U_C by layout request #2018.09.05 56. Page.32 Delete UMB1 for thermal solution change #2018.09.06 57. Page.42 Disconnect VDDQ_SENSE/GND_SENSE link to VDD_SENSE/GND_SENSE by NV suggestion #2018.09.07 58. Page.14 Follow PDG Table11-4, add decoupling 1uF 0201 for PCH power rail #2018.09.07 59. Page.52 Add OR for cut FBVDDQ & FBVDDQ_SENSE_GPU by Power RD suggestion #2018.09.11 60. Page.38 Set NV_Strap 0Ah as default for Ryzen HSOC2H2AJTR-R2C #2018.09.12 61. Layout Re-name by layout request #2018.09.13 62. Change R4042 PCB footprint to MDN type : R014,R454,R401,R197,R192,R431,R463,PK30,R438,R305,R437 63. Page.7 Follow 16B1 0B add discharge circuit on SWPC_RST & RTC_RST #2018.09.13 64. Page.21 Add UNC5 by vendor suggestion #2018.09.13 65. Page.49 Change PR67 form 3.65k to 1.82k and add PR198 by power RD request #2018.09.14 66. Page.49 Change PR19 form 3.65k to 1.82k and add PR199 by power RD request #2018.09.14 67. PK6 form C11-1558702-C11 to C11-1558702-C11 by power RD request #2018.09.14 68. Page.48 Change PR59 form R11-2151T12-W08 to R11-0222T12-W08 by power RD request #2018.09.14 69. Page.48 Change PR187 form R11-0104T12-W08 to R11-0919T12-W08 by power RD request #2018.09.14 70. Page.48 Change PR52 form R11-0222T12-W08 to R11-0222T12-W08 by power RD request #2018.09.14 71. Page.48 Change PR179 form R11-2551T12-W08 to R11-0392T12-W08 by power RD request #2018.09.14 72. Page.48 Change PR411 form R11-2551T12-W08 to R11-0927T12-W08 by power RD request #2018.09.14 73. Page.48 Change PR36 form R11-0302T12-W08 to R11-2551T12-W08 by power RD request #2018.09.14 74. Page.48 Change PR52 form R11-0561T12-W08 to R11-4870T12-W08 by power RD request #2018.09.14 75. Page.48 Change PR173 form R11-0927T12-W08 by power RD request #2018.09.14 76. Page.48 Change PR33 form R11-9762T12-W08 to R11-4322T12-W08 by power RD request #2018.09.14 77. Page.48 Change PC70 form C11-1024T12-M09 to C11-1024T12-M09 by power RD request #2018.09.14 78. Page.48 Change PC76 form C11-1522832-M09 to C11-8212012-W08 by power RD request #2018.09.14 79. Page.48 Change PC41 form C11-1547412-M09 to C11-1042012-M09 by power RD request #2018.09.14 80. Page.48 Change PC71 form C11-137312-M09 to C11-137312-M09 by power RD request #2018.09.14 81. Page.48 Change PC37 form C11-1021812-M09 to C11-8212012-W08 by power RD request #2018.09.14 82. Page.50 Unstuff PR68 by power RD suggestion #2018.09.14 83. Page.25 Change USB3.1 Redriver to initial R2/VDD setting by vendor suggestion #2018.09.14 84. Page.32 Reserve +SVBUS 0402 0.1u cap *3 to GND by RMI request #2018.09.17 85. Page.32 Reserve +SVBUS 0402 0.1u cap *1 to GND by RMI request #2018.09.17 86. Page.51 PR80 change to 10k ohm by Power RD request #2018.09.17 87. Page.51 Unstuffed PC127 by Power RD request #2018.09.17 88. Page.51 Unstuffed PC120 by Power RD request #2018.09.17 89. Page.51 Reserve PR200 pull-up to +1_SVBUS by Power RD request #2018.09.17 90. Page.46 Change PC169, PC179, PC184 from 120uF to 150uF(C11-1510610-803) by power RD request #2018.09.17 91. Page.32 Change CPU & GPU stand off to 16B1 type by MR request #2018.09.18 92. Page.51 Remove M16 ROM option #2018.09.20 93. Page.46/49 Change C238, PC211 & PC212 to C11-2232032-W08 #2018.09.20 94. Change PC11, PC12, PC20, PC150, PC179, PC190, PC191, PC192 to C11-1067614-W08 #2018.09.20 95. Page.38 Change V2 to 004-1107400-P07 because main source was phase out #2018.09.20 96. Page.24 09 change USB_EN to USB_IPOD_EN for IP0D charger by EC request #2018.09.21 97. Page.20 Staff R320 for PCIe module #2018.09.27 98. Page.20 Staff U36 and unstuff R313 for PCIe module #2018.09.27</p>	<p>271.Add E2P-4B12611-Y42 *1,E2P-4B12511-Y42*2 for UMA sku by MR. 20180712 272.Add E2P-1370200-A89 *1 for UMA 8Ku by MR. 20180713</p>
	<p>MSI 60046221 CONFIDENTIAL 20190121 1001 密(周斌)</p>	